

CUDA OPTIMIZATION, PART 2 NVIDIA Corporation

OUTLINE

Architecture:

Kepler/Maxwell/Pascal/Volta

- \blacktriangleright Kernel optimizations
	- **Launch configuration**
- Part 2 (this session):
	- Global memory throughput \blacktriangleright
	- Shared memory access \blacktriangleright .

Most concepts in this presentation apply to any language or API on NVIDIA GPUs

GLOBAL MEMORY THROUGHPUT

MEMORY HIERARCHY REVIEW

- Local storage Þ.
	- **Each thread has own local storage**
	- Typically registers (managed by the compiler)
- Shared memory / L1 \blacktriangleright
	- Program configurable: typically up to 48KB shared (or 64KB, or 96KB...)
	- **Shared memory is accessible by threads in the same threadblock**
	- \triangleright Very low latency
	- Very high throughput: >1 TB/s aggregate

4

MEMORY HIERARCHY REVIEW

\blacktriangleright L₂

- All accesses to global memory go through L2, including copies to/from CPU host
- Global memory \blacktriangleright
	- Accessible by all threads as well as host (CPU)
	- \blacktriangleright High latency (hundreds of cycles)
	- Throughput: up to ~900 GB/s (Volta V100)

MEMORY ARCHITECTURE

MEMORY HIERARCHY REVIEW

GMEM OPERATIONS

- \blacktriangleright Loads:
	- **Exercise**
		- ► Default mode
		- Attempts to hit in L1, then L2, then GMEM
		- Load granularity is 128-byte line
- \blacktriangleright Stores:
	- \blacktriangleright Invalidate L1, write-back for L2

GMEM OPERATIONS

- Loads: \blacktriangleright
	- Non-caching
		- \triangleright Compile with -Xptxas -dlcm=cg option to nvcc
		- \rightarrow Attempts to hit in L2, then GMEM

Do not hit in L1, invalidate the line if it's in L1 already

► Load granularity is 32-bytes

We won't spend much time with non-caching loads in this training session

LOAD OPERATION

- Memory operations are issued per warp (32 threads) \blacktriangleright
	- \rightarrow Just like all other instructions
- Operation: \blacktriangleright
	- Threads in a warp provide memory addresses
	- Determine which lines/segments are needed \blacktriangleright
	- **Request the needed lines/segments**

- Warp requests 32 aligned, consecutive 4-byte words \blacktriangleright
- Addresses fall within 1 cache-line \blacktriangleright
	- ► Warp needs 128 bytes
	- 128 bytes move across the bus on a miss \blacktriangleright
	- Bus utilization: 100% Ы

- Warp requests 32 aligned, permuted 4-byte words \blacktriangleright
- Addresses fall within 1 cache-line \blacktriangleright
	- ► Warp needs 128 bytes
	- 128 bytes move across the bus on a miss \blacktriangleright
	- Bus utilization: 100% Ы
	- int $c = a[rand()$ %warpSize];

- Warp requests 32 misaligned, consecutive 4-byte words \blacktriangleright
- Addresses fall within 2 cache-lines \blacktriangleright
	- ► Warp needs 128 bytes
	- \sim 256 bytes move across the bus on misses
	- Bus utilization: 50% Ы
	- int $c = a$ [idx-2];

- All threads in a warp request the same 4-byte word \blacktriangleright
- Addresses fall within a single cache-line \blacktriangleright
	- ► Warp needs 4 bytes
	- 128 bytes move across the bus on a miss \blacktriangleright
	- Bus utilization: 3.125% Ы
	- int $c = a[40]$;

... addresses from a warp

- Warp requests 32 scattered 4-byte words \blacktriangleright
- Addresses fall within N cache-lines \blacktriangleright
	- ► Warp needs 128 bytes
	- N*128 bytes move across the bus on a miss \blacktriangleright
	- Bus utilization: 128 / (N*128) (3.125% worst case N=32) \blacktriangleright
	- int $c = a[rand()];$

NON-CACHING LOAD

- Warp requests 32 scattered 4-byte words \blacktriangleright
- Addresses fall within N segments \blacktriangleright
	- ► Warp needs 128 bytes
	- N*32 bytes move across the bus on a miss \blacktriangleright
	- Bus utilization: $128 / (N*32)$ (12.5% worst case N = 32) \blacktriangleright
	- int $c = a[rand()]$; -Xptxas -dlcm=cg

GMEM OPTIMIZATION GUIDELINES

- Strive for perfect coalescing \blacktriangleright
	- (Align starting address may require padding)
	- \triangleright A warp should access within a contiguous region
- Have enough concurrent accesses to saturate the bus \blacktriangleright
	- Process several elements per thread \blacktriangleright .
		- Multiple loads get pipelined
		- \blacktriangleright Indexing calculations can often be reused
	- Launch enough threads to maximize throughput \blacktriangleright
		- \triangleright Latency is hidden by switching threads (warps)
- Use all the caches!

SHARED MEMORY

SHARED MEMORY

- **D**ses:
	- Inter-thread communication within a block
	- ► Cache data to reduce redundant global memory accesses
	- ► Use it to improve global memory access patterns
- Organization: \blacktriangleright
	- ► 32 banks, 4-byte wide banks
	- \triangleright Successive 4-byte words belong to different banks

SHARED MEMORY

- Performance: \blacktriangleright
	- Typically: 4 bytes per bank per 1 or 2 clocks per multiprocessor
	- \rightarrow shared accesses are issued per 32 threads (warp)
	- serialization: if *N* threads of 32 access different 4-byte words in the same bank, *N* accesses are executed serially
	- multicast: *N* threads access the same word in one fetch
		- \triangleright Could be different bytes within the same word

BANK ADDRESSING EXAMPLES

No Bank Conflicts No Bank Conflicts

BANK ADDRESSING EXAMPLES

2-way Bank Conflicts 16-way Bank Conflicts

SHARED MEMORY: AVOIDING BANK CONFLICTS

- 32x32 SMEM array P,
- Warp accesses a column: \blacktriangleright
	- 32-way bank conflicts (threads in a warp access the same bank) \blacktriangleright .

SHARED MEMORY: AVOIDING BANK CONFLICTS

- Add a column for padding:
	- 32x33 SMEM array \blacktriangleright .
- Warp accesses a column: \blacktriangleright
	- ▶ 32 different banks, no bank conflicts

Bank 0 Bank 1

Bank 31

SUMMARY

- **Kernel Launch Configuration:**
	- **Launch enough threads per SM to hide latency**
	- **Launch enough threadblocks to load the GPU**
- Global memory: \blacktriangleright
	- Maximize throughput (GPU has lots of bandwidth, use it effectively) \blacktriangleright
- Use shared memory when applicable (over 1 TB/s bandwidth) \blacktriangleright
- Use analysis/profiling when optimizing: \blacktriangleright
	- ***** "Analysis-driven Optimization" (future session)

FUTURE SESSIONS

- **Atomics, Reductions, Warp Shuffle**
- **b** Using Managed Memory
- Concurrency (streams, copy/compute overlap, multi-GPU)
- **Analysis Driven Optimization**
- **Cooperative Groups**

FURTHER STUDY

- Op[timization in-depth:](https://docs.nvidia.com/cuda/index.html) E
	- http://on-demand.gputechconf.com/gtc/2013/presentations/S3466- \blacktriangleright GPU-Architecture.pdf
- Analysis-Driven Optimization: \blacktriangleright
	- http://on-demand.gputechconf.com/gtc/2012/presentations/S0514-G Analysis.pdf
- CUDA Best Practices Guide: \blacktriangleright
	- https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.htm \blacktriangleright
- **CUDA Tuning Guides:**
	- https://docs.nvidia.com/cuda/index.html#programming-guides

(Kepler/Maxwell/Pascal/Volta)

HOMEWORK

- Log into Summit (ssh username@home.ccs.ornl.gov -> ssh summit) Þ.
- Clone GitHub repository: \blacktriangleright
	- Git clone git@github.com:olcf/cuda-training-series.git
- \triangleright Follow the instructions in the readme.md file:
	- https://github.com/olcf/cuda-training-series/blob/master/exercises/hw4/read
- Prerequisites: basic linux skills, e.g. ls, cd, etc., knowledge of a text editor E knowledge of C/C++ programming

