AMDA

AMD GPU Hardware Basics

René van Oostrum, Noel Chalmers, Damon McDougall, Paul Bauman, Nicholas Curtis, Nicholas Malaya, Noah Wolfe

Frontier Application Readiness Kick-Off Workshop Oct 2019

AGENDA

AMD GCN Hardware Overview

AMD GCN Hardware Hierarchy

AMD GPU Compute Terminology

AMD GCN Compute Unit Internals

GPU Occupancy on GFX9

AMDA

AMD GCN Hardware Overview

3 | Frontier Application Readiness Kick-Off Workshop | Oct 2019 | |

AMD Graphics Core Next (GCN) GPUs

AMD's first GCN GPUs were released in 2012, family of chips code-named Southern Islands

- ⁃ Multiple GCN generations released since then, with the most recent being GFX9 which uses the Vega Instruction Set Architecture (ISA)
- ⁃ Current hardware and ISA documented in "Vega Instruction Set Architecture for GPUs", see https://developer.amd.com/resources/developer-guides-manuals/
- ⁃ Our recommendation is to target current GCN hardware

AMDA

AMD GCN Hardware Hierarchy

5 | Frontier Application Readiness Kick-Off Workshop | Oct 2019 | |

AMD GCN GPU Hardware Layout

AMDA

AMD GPU Compute Terminology

| Frontier Application Readiness Kick-Off Workshop | Oct 2019 | |

GPU Kernel

Functions launched to the GPU that are executed by multiple parallel workers

Examples: GEMM, triangular solve, vector copy, scan, convolution

AMDA

AMDA

Scheduling work to a GPU

17 | Frontier Application Readiness Kick-Off Workshop | Oct 2019 | |

DMA Engines Accept Work from the Same Queues

20 | Frontier Application Readiness Kick-Off Workshop | Oct 2019 | |

DMA Engines Accept Work from the Same Queues

22 | Frontier Application Readiness Kick-Off Workshop | Oct 2019 | |

AMDA

AMD GCN Compute Unit Internals

23 | Frontier Application Readiness Kick-Off Workshop | Oct 2019 | |

Compute Unit (CU)

- The command processor sends work packages (i.e. workgroups of work-items in HIP) to the Compute Units (CUs) • GCN Compute Unit (CU)
• **Compute Unit (CU)**
• Blocks are executed in wavefronts (groups of 64 work-items on a SIMD)
• Blocks are executed in wavefronts (groups of 64 work-items on a SIMD)
• All wavefronts in a block resi • Compute Unit (CU)
• Compute Unit (CU)
• Blocks are executed in wavefronts (groups of 64 work-items on a SIMD)
• All wavefronts in a block reside on the same CU
• The CU's scheduler can hold wavefronts from many blocks
• • Compute Unit (CU)
• At command processor sends work packages (i.e. workgroups of work-
• Blocks are executed in wavefronts (groups of 64 work-items on a SIMD)
• All wavefronts in a block reside on the same CU
• The CU's
	-
	-
	-
	-

- The Scalar Unit (SU)
	-
- Scalar Unit

 Stalar Unit (SU)

 Shared by all work-items in each wavefront, accessed on a per-wavefront level

 Work-items in a wavefront performing the exact same operation can offload this instruction to the SU

	- Used for control flow, pointer arithmetic, dispatch a common constant value, etc.
	- Has its own pool of Scalar General-Purpose Register (SGPR) file, 12.5KB per CU
		- Maximum of 102 SGPRs / wavefront

• SIMD Units

- 4x SIMD vector units (each 16 lanes wide)
- 4x 64KB (256KB total) Vector General-Purpose Register (VGPR) file
	-
- -

- 64KB Local Data Share (LDS, or shared memory)
	- 32 banks with conflict resolution
	- Can share data between all work-items in a workgroup
- 16 KB Read/Write L1 vector data cache
	-

• Scheduler

-
- Separate decode/issue for
	- ⁃ VALU, VGPR load/store
	- ⁃ SALU, SGPR load/store
	- LDS load/store
	- ⁃ Global mem load/store
	- ⁃ Special instructions (NoOps, barriers, branch instructions)

Scheduler

- At each clock, waves on 1 SIMD unit are considered for execution (Round Robin scheduling among SIMDs)
- At most 1 instruction per wavefront may be issued
- At most 1 instruction from each category may be issued (SALU/VALU, SGPR/VGPR, LDS, global, branch, etc.)
-
- VALU instructions take a multiple of four cycles to retire
	-
	- Programmer can still 'pretend' CU operates in 64-wide SIMD: 64 FP32 FMA ops / cycle / CU

Hardware Configuration Parameters on Modern AMD GPUs

Software Terminology

Software Terminology

AMDA

GPU Occupancy on GFX9

33 | Frontier Application Readiness Kick-Off Workshop | Oct 2019 | |

GPUs: massively parallel, resource limited

AMD GPUs are massively parallel processors with relatively limited on-chip resources. On modern AMD GPUs, typically there are: GPUs: massively parallel, resource limited

AMD GPUs are massively parallel processors with relatively limited on-chip resources. On modern AMD GPUs, typically

there are:
 $- 64 \times 16$ -wide SIMDs
 $- 4 \times 16$ -wide SIMDs

- 64 or 60 compute units (CUs), each containing
	- ⁃ 4x16-wide SIMDs
	- ⁃ 4x64KB Vector General Purpose Register (VGPR) file
	- ⁃ 64KB Local Data Share (LDS)
	- ⁃ 16KB Read/Write L1 vector cache
	- ⁃ 12.5KB Scalar General Purpose Register (SGPR) file
	-
-

What is Occupancy?

Occupancy: the ratio of active WF executing on the GPU to the maximum number of possible WF supported by the hardware.

- ⁃ Occupancy is controlled by the utilization of resources on a CU
- ⁃ Can indicate over/under utilization of resources, limiting performance

Different "flavors" of occupancy available:

- **at is Occupancy?**
 pancy: the ratio of active WF executing on the GPU to the maximum number of possible WF supported by the

 Occupancy is controlled by the utilization of resources on a CU

 Can indicate over/under u not constant).
- \rightarrow Theoretical occupancy is a calculated metric, derived from the resources requested by the kernel

 \rightarrow In addition, occupancy may be reported per-CU, or per-GPU

To see why occupancy is important, we will consider a batch matrix-vector multiply kernel.

Occupancy: limiting factors

- Number of wavefronts: max 10 per SIMD, 40 per CU
- - same SIMD of the CU.
- Number of wavefronts: max 10 per SIMD, 40 per CU
• Number of wavefronts per workgroup (AKA thread block): max 16 (i.e., max 1024 threads per workgroup).
• Note that all wavefronts of a workgroup are required to be schedu • Note that all wavefronts: max 10 per SIMD, 40 per CU.

• Number of wavefronts per workgroup (AKA thread block): max 16 (i.e., max 1024 threads per workgroup).

• Note that all wavefronts of a workgroup are required to be are insufficient for another workgroup.
- Number of workgroups per CU:
	- If workgroups have just one wavefront: max number of workgroups/CU is 40
	- If workgroups have more than one wavefront: max number of workgroups/CU is 16
	- Example: if workgroups have three wavefronts, max #wavefronts/CU is 39 (= 13*3)
- Corollary: to maximize occupancy, the #wavefronts/workgroup should be 1, 4, 5, or 8
	- Note that this is a necessary condition, but not a sufficient condition
	- Note again that maximizing occupancy isn't always necessary for maximum performance
	- Data layout (e.g., stencil size) or algorithmic considerations may dictate other workgroup sizes

Occupancy: limiting factors—register usage

- AMD GPU hardware has two types of general purpose registers:
- Scalar registers: one instance per wavefront
	- $s0, s1, ...$
	- Used for e.g. pointers to the base of a data block, and for branching
- Vector registers: one instance per thread
	- v0, v1, …
- Registers are 32 bits wide, but can be combined into wider registers:
- E.g. s[6:7] forms a 64-bit scalar register
	- Lower order bits are in lower numbered register
	- Scalar register pairs forming a 64-bit register must be even-aligned (s[7:8] is not allowed)
	- No such alignment is required for vector register pairs

Occupancy: limiting factors—register usage

- Scalar registers:
- Total scalar register file size: 12.5 KB (3,200 registers, 800 per SIMD)
-
- Scalar registers:
• Scalar registers:
• Total scalar register file size: 12.5 KB (3,200 registers, 800 per SIMD)
• A single wavefront can allocate up to 112 scalar registers in batches of 16
• The last 6 of these are us The last 6 of these are used for special purposes (such as VCC), and these cannot be used as general purpose scalar registers by user code
	- The 112 case is special; here, 4 additional registers cannot be used, leaving 102 for GPR purposes
	- For each wavefront, 16 additional registers are allocated for a trap handler

Occupancy: limiting factors—register usage • Vector registers:
• Vector registers:
• Vector register file size: 64 KB per SIMD (16K registers = 64 * 256)
• A single wavefront can allocate up to 256 vector registers per thread
• Scalar registers are allocated in ba

- **•** Vector registers:
- Vector register file size: 64 KB per SIMD (16K registers = 64 * 256)
- - Scalar registers are allocated in batches of 4 registers

Occupancy: limiting factors—LDS usage

- Local Data Store:
- Fast memory that can be used to share data across a thread block/workgroup
	- Note that for occupancy calculations, we need to look at the usage per workgroup, not per wavefront
- AMD equivalent of CUDA's __shared __ memory
- 64 KB per Compute Unit

Example: batched matrix-vector multiply

As a test-bed for our occupancy calculations, we will use a batched matrix-vector multiplication kernel:

- \bar{A} is a (N_mxN_m) matrix
- \vec{x} and \vec{b} are N_v vectors each of size (N_mx1)

Example: batched matrix-vector multiply

Main implementation ideas:

- Every work-item multiplies \overline{A} with multiple vectors from \overline{x} .
- The data of a vector from \vec{x} is reused N_m times.
- Instead of loading a vector from \vec{x} from HBM for every use, we preload a batch of WG-size * N_b of them in (faster) LDS, and use them repeatedly from there.

Kernel configuration V0

* Limits maximum memory allocation to ~2GB

Resulting performance ~33 GFLOP/s, very poor! Why?

⁃ One reason: using too much LDS per work-group!

 $LDS = WG_{size}$ x N_b x N_mx size of (float) $= 128 \times 32 \times 4 \times 4$ bytes $= 64$ KB/WG

Recall: 64KB of LDS available per CU

 \rightarrow Limited to a single WG of 128 work-items (or two WF) per CU in this configuration! Example occupancy calculation

Recall: 64KB of LDS available per CU
 \rightarrow Limited to a single WG of 128 work-items (or two WF) per CU in this c

Recall: 40 Wavefronts possible per CU:
 \rightarrow Occupancy = $\frac{2}{40}$ = 0.05

So

$$
\Rightarrow \text{Occupancy} = \frac{2}{40} = 0.05
$$

Solution: lower LDS usage per WG

- In this example, we can either decrease the workgroup size, or **decrease the batch size N_b**

Kernel configuration V1

In this configuration:

- $-LDS/WG = 2KB$
- ⁃ 32 WG/CU
- 4 2 WF/WG

1 • Occupancy limit from LDS =
$$
\frac{32*2}{40} = 1.6
$$

\rightarrow no longer limited by LDS usage

In our informal tests, reducing the batch size from 32 to 1 resulted in a performance increase to ~215 GFLOP/s (~6.5x speedup)

Next, we consider the limitation on the number of workgroups/CU and wavefronts/CU: Limit: 16 WG/CU

Example 28

Exception: doesn't apply to workgroups of a single wavefronts of the unit of Workgroups of a single wavefront (i.e., WG-size=64)

The exception: doesn't apply to workgroups of a single wavefront (i.e., WG-siz Limit: 40 Wavefronts/CU egroups/CU and wavefronts/CU:

a single wavefront (i.e., WG-size=64)
 $V_G * \frac{WF}{WG} \ge 40$
 $\frac{WF}{WG} = 16 * 2 = 32$

pancy = $\frac{32}{40} = 0.8$

To reach full occupancy:

$$
WG * \frac{WF}{WG} \ge 40
$$

Currently we have:

$$
WG * \frac{WF}{WG} = 16 * 2 = 32
$$

occupancy =
$$
\frac{32}{40} = 0.8
$$

Solution: Increase WG-size to 256 \rightarrow WF/WG=4

Kernel configuration V2

Limits:

LDS limit:

imit:
- LDS/WG = 4KB →16 WG/CU
imit:
- Target WG/CU=16
WG=4

4 WG limit:

1 Target WG/CU=16

Occupancy limit from LDS and WG-size:

limit:
\n- LDS/WG = 4KB → 16 WG/CU
\nlimit:
\n- Target WG/CU=16
\n/WG=4
\nicy limit from LDS and WG-size:
\nOccupancy = min
$$
\left(\frac{WG}{CU_{LDS}}, \frac{WG}{CU}_{WG}\right) * \frac{WF}{WG} * \frac{1}{40}
$$

\n= min(16, 16) * 4 * $\frac{1}{40}$ = 1.6
\nnger limited by WG-size
\nr... performance didn't increase (~215 GFLOP/s)

 \rightarrow No longer limited by WG-size

However… performance didn't increase (~215 GFLOP/s)

Occupancy is not a silver bullet!

- high occupancy does not always imply peak performance,
- ⁃ conversely, low occupancy does not imply poor performance

In our case, increasing occupancy from 0.8 to 1.0 had little effect on performance!

For example:

⁃ Increasing occupancy often doesn't result in improved performance if there is already enough occupancy to hide latencies in the kernel with context switching

Profiling shows only ~50% VALU usage and low VGPR usage. Idea:

- Apply unrolling to the inner matrix vector multiply
- Experiment with different unroll factors N_u

Varying N_u controls the number of VGPRs allocated per work-item:

50 | Frontier Application Readiness Kick-Off Workshop | Oct 2019 | |

VGPR limit on occupancy:

- Recall: 256 KB VGPRs/CU, 4 SIMD/CU
- Minimum of 1WF/SIMD \rightarrow Minimum of 64 work-items/SIMD

Take $N_u = 8$ case $*$:

Example occupancy calculation

\nTake N_u=8 case^{*}:

\n
$$
\frac{WF}{CU_{VGPR}} = \left| \frac{256 \left(\frac{VGPR}{WI} \right)_{\text{max}}}{27 \left(\frac{VGPR}{WI} \right)} \right| * \frac{4SIMD}{CU} = 36
$$
\nThis is also limited to wavefronts that can fit into a workgroup:

\n
$$
\frac{WG}{CU_{VGPR}} = \left| \frac{WF}{\frac{CU_{VGPR}}{WF}} \right|
$$

$$
\frac{\text{WG}}{\text{CU}_{\text{VGPR}}} = \left[\frac{\frac{\text{WF}}{\text{CU}_{\text{VGPR}}}}{\frac{\text{WF}}{\text{WG}}}\right]
$$

For our work-group size of 256 (WF/WG $= 4$):

$$
\frac{\text{WG}}{\text{CU}\frac{\text{vGPR}}{\text{WG}}} = 9
$$

* ignoring for the moment that our matrix size is only 4

$$
\mathsf{AMD}\mathcal{\overline{A}}
$$

From earlier: LDS limit: ier:
imit:
- LDS/WG = 4KB → 16 WG/CU
imit:
- Target WG/CU=16
WG=4 $\begin{array}{ccc} \text{d} & \text{d} & \text{d} \\ \text{d} & \text{d} & \text{d} \end{array}$ ⁃ Target WG/CU=16 WF/WG=4 VGPR Limit: ⁃ 9 WG/CU Occupancy = $\min\left(\frac{WG}{GU_{2.2}}\right), \frac{WG}{GU_{2.2}}\right)$ $\frac{WG}{GU_{2.2}}$ CU $_{\rm LDS}$ ' CU $_{\rm WG}$ ' CU $_{\rm VGPR}/$ WG 40 $\frac{WG}{G}}{G}$ $\frac{WG}{G}}$ $\frac{W}{G}$ $\frac{W}{G}$ $\frac{1}{100}$ CU $_{\rm WG}$ ' CU $_{\rm VGPR}/$ WG 40 $\frac{WG}{V}$ $\frac{WF}{W}$ $\frac{1}{W}$ CU $VGPR$ / WG 40 WF_1 WG 40 t:

DS/WG = 4KB →16 WG/CU

t:

Target WG/CU=16

=4

/CU

= min $\left(\frac{wG}{CU_{LDS}}\right) \frac{wG}{CU_{WC}} \cdot \frac{wG}{CU_{VGPR}} \right) \frac{wF}{wG} \frac{1}{40}$

= min(16, 16, 9) * 4 * $\frac{1}{40}$ = 0.9 $= min(16, 16, 9) * 4 * \frac{1}{40} = 0.9$ 1

AMDA

ଵ ସ

Wrap up

Occupancy is not a silver bullet!

- high occupancy does not always imply peak performance,
- ⁃ conversely, low occupancy does not imply poor performance

Good rules of thumb:

- ⁃ Bandwidth bound kernels may achieve good performance even with low occupancy, as the key is to saturate the memory controller
- ⁃ For some kernels, data dependencies may cause compute operations to stall. Here, a high occupancy is beneficial to allow context switches in order to hide latencies
- ⁃ Some compute bound kernels may benefit from higher occupancy to achieve high instruction throughput, however other kernels may benefit from lower occupancy to allow increased VGPR usage and avoid spillage
- ⁃ Vary parameters to see interplay between resource usage (LDS, VGPR, WG-size) and occupancy to obtain maximum performance

Wrap up

Kernel configuration V4

Vary parameters to see interplay between resource usage (LDS, VGPR, WG-size) and occupancy to obtain maximum performance!

⁃ For example… this kernel configuration achieves over 575 GFLOP/s with an occupancy of 0.4! 16

DISCLAIMER

The information contained herein is for informational purposes only and is subject to change without notice. While every precaution has been taken in the preparation of this document, it may contain technical inaccuracies, omissions and typographical errors, and AMD is under no obligation to update or otherwise correct this information. Advanced Micro Devices, Inc. makes no representations or warranties with respect to the accuracy or completeness of the contents of this document, and assumes no liability of any kind, including the implied warranties of noninfringement, merchantability or fitness for particular purposes, with respect to the operation or use of AMD hardware, software or other products described herein. No license, including implied or arising by estoppel, to any intellectual property rights is granted by this document. Terms and limitations applicable to the purchase or use of AMD's products are as set forth in a signed agreement between the parties or in AMD's Standard Terms and Conditions of Sale. GD-18

©2019 Advanced Micro Devices, Inc. All rights reserved. AMD, the AMD Arrow logo, and combinations thereof are trademarks of Advanced Micro Devices, Inc. Radeon is the registered trademark of Advance Micro Devices, Inc. Linux is the registered trademark of Linus Torvalds in the U.S. and other countries. Other product names used in this publication are for identification purposes only and may be trademarks of their respective companies.