

AMD GPU Hardware Basics

René van Oostrum, Noel Chalmers, Damon McDougall, Paul Bauman, Nicholas Curtis, Nicholas Malaya, Noah Wolfe

Frontier Application Readiness Kick-Off Workshop Oct 2019

AGENDA

AMD GCN Hardware Overview

AMD GCN Hardware Hierarchy

AMD GPU Compute Terminology

AMD GCN Compute Unit Internals

GPU Occupancy on GFX9

AMD GCN Hardware Overview

3 | Frontier Application Readiness Kick-Off Workshop | Oct 2019 | |

AMD Graphics Core Next (GCN) GPUs

AMD's first GCN GPUs were released in 2012, family of chips code-named Southern Islands


- Multiple GCN generations released since then, with the most recent being GFX9 which uses the Vega Instruction Set Architecture (ISA)
- Current hardware and ISA documented in "Vega Instruction Set Architecture for GPUs", see https://developer.amd.com/resources/developer-guides-manuals/
- Our recommendation is to target current GCN hardware

AMD GCN Hardware Hierarchy


5 | Frontier Application Readiness Kick-Off Workshop | Oct 2019 | |


AMD GCN GPU Hardware Layout








6 | Frontier Application Readiness Kick-Off Workshop | Oct 2019 | |











AMD GPU Compute Terminology

| Frontier Application Readiness Kick-Off Workshop | Oct 2019 | |

GPU Kernel

Functions launched to the GPU that are executed by multiple parallel workers

Examples: GEMM, triangular solve, vector copy, scan, convolution





GPU Kernel		
Workgroup 0	Group of threads that are on the GPU at the same time. Also on the same compute unit. Can synchronize together and communicate through memory in the CU.	<u>CUDA Terminology</u> Thread Block
Workgroup 1		
Workgroup 2		
Workgroup 3		
Workgroup 4		
Workgroup n	Programmer controls the number of workgroups – it's usually a function of p	problem size.

GPU Kernel		
Workgroup 0		
Wavefront	Collection of resources that execute in lockstep, run the same instructions, and follow the same control-flow path. Individual lanes can be masked off. Can think of this as a vectorized thread. Lanes may access non-adjacent memory locations.	<u>CUDA Terminology</u> Warp
Workgroup 1		
Workgroup 2		
Workgroup 3		
Workgroup 4		
Workgroup n		


GPU Kernel			
Workgroup 0			
Wavefront 0		Wavefront 1	 Wavefront 15
Workgroup 1	Number of wavefronts / workgroup is chosen by developer (in HIP) or compiler (in OpenMP).		
Workgroup 2	GCN hardware allows up to 16 wavefronts in a workgroup.		
Workgroup 3			
Workgroup 4			
Workgroup n			

Scheduling work to a GPU






17 | Frontier Application Readiness Kick-Off Workshop | Oct 2019 | |




DMA Engines Accept Work from the Same Queues




19 | Frontier Application Readiness Kick-Off Workshop | Oct 2019 | |










DMA Engines Accept Work from the Same Queues



22 | Frontier Application Readiness Kick-Off Workshop | Oct 2019 | |

AMD GCN Compute Unit Internals


23 | Frontier Application Readiness Kick-Off Workshop | Oct 2019 | |

Compute Unit (CU)

- The command processor sends work packages (i.e. workgroups of work-items in HIP) to the Compute Units (CUs)
 - Blocks are executed in wavefronts (groups of 64 work-items on a SIMD)
 - All wavefronts in a block reside on the same CU
 - The CU's scheduler can hold wavefronts from many blocks
 - At most 40 wavefronts total per CU (10 per SIMD)




- The Scalar Unit (SU)
 - Shared by all work-items in each wavefront, accessed on a per-wavefront level
 - Work-items in a wavefront performing the exact same operation can offload this instruction to the SU
 - Used for control flow, pointer arithmetic, dispatch a common constant value, etc.
 - Has its own pool of Scalar General-Purpose Register (SGPR) file, 12.5KB per CU
 - Maximum of 102 SGPRs / wavefront




SIMD Units

- 4x SIMD vector units (each 16 lanes wide)
- 4x 64KB (256KB total) Vector General-Purpose Register (VGPR) file
 - Maximum of 256 registers per SIMD each register is 64x 4-byte entries
- Instruction buffer for 10 wavefronts on each SIMD unit
 - Each wavefront is local to a single SIMD unit, not spread among the four (more on this in a moment)




- 64KB Local Data Share (LDS, or shared memory)
 - 32 banks with conflict resolution
 - Can share data between all work-items in a workgroup
- 16 KB Read/Write L1 vector data cache
 - Write-through; L2 cache is the device coherence point shared by all CUs



• Scheduler

- Buffer for up to 40 wavefronts 2560 work-items
- Separate decode/issue for
 - VALU, VGPR load/store
 - SALU, SGPR load/store
 - LDS load/store
 - Global mem load/store
 - Special instructions (NoOps, barriers, branch instructions)



Scheduler

- At each clock, waves on **1 SIMD unit** are considered for execution (Round Robin scheduling among SIMDs)
- At most 1 instruction per wavefront may be issued
- At most **1** instruction from each category may be issued (SALU/VALU, SGPR/VGPR, LDS, global, branch, etc.)
- Maximum of 5 instructions issued to wavefronts on a single SIMD, per cycle per CU
- VALU instructions take a multiple of four cycles to retire
 - e.g. FP32 FMA: cycle 0 lanes 0-15 | cycle 1 lanes 16-31 | cycle 2 lanes 32-47 | cycle 3 lanes 48-63
 - Programmer can still 'pretend' CU operates in 64-wide SIMD: 64 FP32 FMA ops / cycle / CU

Hardware Configuration Parameters on Modern AMD GPUs

GPU SKU	Chip Code Name	Shader Engines	CUs / SE
AMD Radeon Instinct [™] MI60	Vega 20	4	16
AMD Radeon Instinct [™] MI50	Vega 20	4	15
AMD Radeon [™] VII	Vega 20	4	15
AMD Radeon Instinct™ MI25 AMD Radeon™ Vega 64	Vega 10	4	16
AMD Radeon™ Vega 56	Vega 10	4	14
AMD Radeon Instinct [™] MI6	Polaris 10	4	9

Software Terminology

NVIDIA/CUDA Terminology	AMD Terminology	Description
Streaming Multiprocessor	Compute Unit (CU)	One of many parallel vector processors in a GPU that contain parallel ALUs. All waves in a workgroups are assigned to the same CU.
Kernel	Kernel	Functions launched to the GPU that are executed by multiple parallel workers on the GPU. Kernels can work in parallel with CPU.
Warp	Wavefront	Collection of operations that execute in lockstep, run the same instructions, and follow the same control-flow path. Individual lanes can be masked off. Think of this as a vector thread. A 64-wide wavefront is a 64-wide vector op.
Thread Block	Workgroup	Group of wavefronts that are on the GPU at the same time. Can synchronize together and communicate through local memory.
Thread	Work Item / Thread	Individual lane in a wavefront. On AMD GPUs, must run in lockstep with other work items in the wavefront. Lanes can be individually masked off.
		GPU programming models can treat this as a separate thread of execution, though you do not necessarily get forward sub-wavefront progress.

Software Terminology

NVIDIA/CUDA Terminology	AMD Terminology	Description
Global Memory	Global Memory	DRAM memory accessible by the GPU that goes through some layers cache
Shared Memory	Local Memory	Scratchpad that allows communication between wavefronts in a workgroup.
Local Memory	Private Memory	Per-thread private memory, often mapped to registers.

GPU Occupancy on GFX9

33 | Frontier Application Readiness Kick-Off Workshop | Oct 2019 | |

GPUs: massively parallel, resource limited

AMD GPUs are massively parallel processors with relatively limited on-chip resources. On modern AMD GPUs, typically there are:

- 64 or 60 compute units (CUs), each containing
 - 4x16-wide SIMDs
 - 4x64KB Vector General Purpose Register (VGPR) file
 - 64KB Local Data Share (LDS)
 - 16KB Read/Write L1 vector cache
 - 12.5KB Scalar General Purpose Register (SGPR) file
 - Instruction buffer allowing for 10 wavefronts (WF) in flight per SIMD (\rightarrow 40 WF/CU)
- Achieving improved performance often requires balancing the utilization of different resources pools

What is Occupancy?

Occupancy: the ratio of active WF executing on the GPU to the maximum number of possible WF supported by the hardware.

- Occupancy is controlled by the utilization of resources on a CU
- Can indicate over/under utilization of resources, limiting performance

Different "flavors" of occupancy available:

- →Achieved occupancy is measured on the hardware and is a time-dependent metric (as the number of active WF is not constant).
- \rightarrow **Theoretical** occupancy is a calculated metric, derived from the resources requested by the kernel
- \rightarrow In addition, occupancy may be reported per-CU, or per-GPU

To see why occupancy is important, we will consider a batch matrix-vector multiply kernel.

Occupancy: limiting factors

- Number of wavefronts: max 10 per SIMD, 40 per CU
- Number of wavefronts per workgroup (AKA thread block): max 16 (i.e., max 1024 threads per workgroup).
 - Note that all wavefronts of a workgroup are required to be scheduled on the same CU, but not necessarily on the same SIMD of the CU.
 - Note that with 16 wavefronts per workgroup, we can schedule at most 32 wavefronts on the CU. The remaining 8 are insufficient for another workgroup.
- Number of workgroups per CU:
 - If workgroups have just one wavefront: max number of workgroups/CU is 40
 - If workgroups have more than one wavefront: max number of workgroups/CU is 16
 - Example: if workgroups have three wavefronts, max #wavefronts/CU is 39 (= 13*3)
- Corollary: to maximize occupancy, the #wavefronts/workgroup should be 1, 4, 5, or 8
 - Note that this is a necessary condition, but not a sufficient condition
 - Note again that maximizing occupancy isn't always necessary for maximum performance
 - Data layout (e.g., stencil size) or algorithmic considerations may dictate other workgroup sizes

Occupancy: limiting factors—register usage

- AMD GPU hardware has two types of general purpose registers:
- Scalar registers: one instance per wavefront
 - s0, s1, ..
 - Used for e.g. pointers to the base of a data block, and for branching
- Vector registers: one instance per thread
 - v0, v1, ...
- Registers are 32 bits wide, but can be combined into wider registers:
- E.g. s[6:7] forms a 64-bit scalar register
 - Lower order bits are in lower numbered register
 - Scalar register pairs forming a 64-bit register must be even-aligned (s[7:8] is not allowed)
 - No such alignment is required for vector register pairs

Occupancy: limiting factors—register usage

- Scalar registers:
- Total scalar register file size: 12.5 KB (3,200 registers, 800 per SIMD)
- A single wavefront can allocate up to 112 scalar registers in batches of 16
 - The last 6 of these are used for special purposes (such as VCC), and these cannot be used as general purpose scalar registers by user code
 - The 112 case is special; here, 4 additional registers cannot be used, leaving 102 for GPR purposes
 - For each wavefront, 16 additional registers are allocated for a trap handler

# SGPRs reserved	16	32	48	64	80	96	112
# SGPRS available	10	26	42	58	74	90	102
# allocated inc +16	32	48	64	80	96	112	128
# wavefronts / SIMD	10	10	10	10	8	7	6

Occupancy: limiting factors—register usage

- Vector registers:
- Vector register file size: 64 KB per SIMD (16K registers = 64 * 256)
- A single wavefront can allocate up to 256 vector registers per thread
 - Scalar registers are allocated in batches of 4 registers

# VGPRs	<=24	28	32	36	40	48	64	84	128	256
# wavefronts / SIMD	10	9	8	7	6	5	4	3	2	1


Occupancy: limiting factors—LDS usage

- Local Data Store:
- Fast memory that can be used to share data across a thread block/workgroup
 - Note that for occupancy calculations, we need to look at the usage per workgroup, not per wavefront
- AMD equivalent of CUDA's __shared__ memory
- 64 KB per Compute Unit

Example: batched matrix-vector multiply

As a test-bed for our occupancy calculations, we will use a batched matrix-vector multiplication kernel:


- \overline{A} is a (N_mxN_m) matrix
- \vec{x} and \vec{b} are N_v vectors each of size (N_mx1)



Example: batched matrix-vector multiply

Main implementation ideas:

- Every work-item multiplies \overline{A} with multiple vectors from \vec{x} .
- The data of a vector from \vec{x} is reused N_m times.
- Instead of loading a vector from \vec{x} from HBM for every use, we preload a batch of WG-size * N_b of them in (faster) LDS, and use them repeatedly from there.



Parameter	Value
WG-size	128
N _m	4
N _b	32
N _v	4.90E+08*

Kernel configuration V0

* Limits maximum memory allocation to ~2GB

Resulting performance ~33 GFLOP/s, very poor! Why?

- One reason: using too much LDS per work-group!

 $LDS = WG_{size} \times N_b \times N_m \times sizeof(float)$ = 128 x 32 x 4 x 4 bytes = 64 KB/WG

Recall: 64KB of LDS available per CU

 \rightarrow Limited to a single WG of 128 work-items (or two WF) per CU in this configuration!

Recall: 40 Wavefronts possible per CU:

$$\rightarrow$$
 Occupancy $=\frac{2}{40}=0.05$

Solution: lower LDS usage per WG

- In this example, we can either decrease the workgroup size, or decrease the batch size N_b

Parameter	Value
WG-size	128
N _m	4
N _b	1
N _v	4.90E+08

Kernel configuration V1

In this configuration:

- LDS/WG = 2KB
- 32 WG/CU
- 2 WF/WG
- Occupancy limit from LDS $=\frac{32*2}{40}=1.6$

ightarrow no longer limited by LDS usage

In our informal tests, reducing the batch size from 32 to 1 resulted in a performance increase to ~215 GFLOP/s (~6.5x speedup)

Next, we consider the limitation on the number of workgroups/CU and wavefronts/CU: Limit: 16 WG/CU

Exception: doesn't apply to workgroups of a single wavefront (i.e., WG-size=64)
 Limit: 40 Wavefronts/CU

To reach full occupancy:

WG
$$*\frac{WF}{WG} \ge 40$$

Currently we have:

WG *
$$\frac{WF}{WG} = 16 * 2 = 32$$

Occupancy = $\frac{32}{40} = 0.8$

Solution: Increase WG-size to 256 \rightarrow WF/WG=4

Parameter	Value		
WG-size	256		
N _m	4		
N _b	1		
Ň _v	4.90E+08		

Kernel configuration V2

Limits:

LDS limit:

- LDS/WG = 4KB \rightarrow 16 WG/CU

WG limit:

- Target WG/CU=16

WF/WG=4

Occupancy limit from LDS and WG-size:

Occupancy = min
$$\left(\frac{WG}{CU_{LDS}}, \frac{WG}{CU_{WG}}\right) * \frac{WF}{WG} * \frac{1}{40}$$

= min(16, 16) * 4 * $\frac{1}{40}$ = 1.6

 \rightarrow No longer limited by WG-size

However... performance didn't increase (~215 GFLOP/s)

Occupancy is not a silver bullet!

- high occupancy does not always imply peak performance,
- conversely, low occupancy does not imply poor performance

In our case, increasing occupancy from 0.8 to 1.0 had little effect on performance!


For example:

- Increasing occupancy often doesn't result in improved performance if there is already enough occupancy to hide latencies in the kernel with context switching

Profiling shows only ~50% VALU usage and low VGPR usage. Idea:

- Apply unrolling to the inner matrix vector multiply
- Experiment with different unroll factors N_u

Varying N_u controls the number of VGPRs allocated per work-item:



50 | Frontier Application Readiness Kick-Off Workshop | Oct 2019 | |

VGPR limit on occupancy:

- **Recall:** 256 KB VGPRs/CU, 4 SIMD/CU
- Minimum of 1WF/SIMD
 → Minimum of 64 work-items/SIMD
- → For floats, we have at most: $\frac{256\text{KB}}{4\text{B}} * \frac{1\text{CU}}{4\text{SIMD}} * \frac{1\text{SIMD}}{64\text{WI}} = 256 \frac{\text{VGPRs}}{\text{WI}}$

Take N_u=8 case*:

$$\frac{WF}{CU_{VGPR}} = \left[\frac{256\left(\frac{VGPR}{WI}\right)_{max}}{27\left(\frac{VGPR}{WI}\right)} * \frac{1WF}{SIMD}\right] * \frac{4SIMD}{CU} = 36$$

This is also limited to wavefronts that can fit into a workgroup:

$$\frac{WG}{CU_{VGPR}} = \begin{bmatrix} \frac{WF}{CU_{VGPR}} \\ \frac{WF}{WF} \\ \frac{WF}{WG} \end{bmatrix}$$

For our work-group size of 256 (WF/WG = 4):

$$\frac{WG}{CU}_{\frac{VGPR}{WG}} = 9$$

*ignoring for the moment that our matrix size is only 4

51 | Frontier Application Readiness Kick-Off Workshop | Oct 2019 | |

Parameter	Value	
WG-size	256	
N _m	4	
N _b	1	
N_v	4.90E+08	
Nu	8	
Kernel configuration V3		

From earlier: LDS limit: - LDS/WG = 4KB \rightarrow 16 WG/CU WG limit: - Target WG/CU=16 WF/WG=4 VGPR Limit: - 9 WG/CU Occupancy = min $\left(\frac{WG}{CU}_{LDS}, \frac{WG}{CU}_{WG}, \frac{WG}{CU}_{VGPR}\right) \frac{WF}{WG} \frac{1}{40}$ = min(16, 16, 9) * 4 * $\frac{1}{40}$ = 0.9

Wrap up

Occupancy is not a silver bullet!

- high occupancy does not always imply peak performance,
- conversely, low occupancy does not imply poor performance

Good rules of thumb:

- Bandwidth bound kernels may achieve good performance even with low occupancy, as the key is to saturate the memory controller
- For some kernels, data dependencies may cause compute operations to stall. Here, a high occupancy is beneficial to allow context switches in order to hide latencies
- Some compute bound kernels may benefit from higher occupancy to achieve high instruction throughput, however other kernels may benefit from lower occupancy to allow increased VGPR usage and avoid spillage
- Vary parameters to see interplay between resource usage (LDS, VGPR, WG-size) and occupancy to obtain maximum performance

Wrap up

Parameter	Value		
WG-size	512		
N _m	16		
N _b	1		
N _v	4.90E+08		
N	8		

Kernel configuration V4

Vary parameters to see interplay between resource usage (LDS, VGPR, WG-size) and occupancy to obtain maximum performance!

- For example... this kernel configuration achieves over **575 GFLOP/s with an occupancy of 0.4!**

DISCLAIMER

The information contained herein is for informational purposes only and is subject to change without notice. While every precaution has been taken in the preparation of this document, it may contain technical inaccuracies, omissions and typographical errors, and AMD is under no obligation to update or otherwise correct this information. Advanced Micro Devices, Inc. makes no representations or warranties with respect to the accuracy or completeness of the contents of this document, and assumes no liability of any kind, including the implied warranties of noninfringement, merchantability or fitness for particular purposes, with respect to the operation or use of AMD hardware, software or other products described herein. No license, including implied or arising by estoppel, to any intellectual property rights is granted by this document. Terms and limitations applicable to the purchase or use of AMD's products are as set forth in a signed agreement between the parties or in AMD's Standard Terms and Conditions of Sale. GD-18

©2019 Advanced Micro Devices, Inc. All rights reserved. AMD, the AMD Arrow logo, and combinations thereof are trademarks of Advanced Micro Devices, Inc. Radeon is the registered trademark of Advance Micro Devices, Inc. Linux is the registered trademark of Linus Torvalds in the U.S. and other countries. Other product names used in this publication are for identification purposes only and may be trademarks of their respective companies.