

# Using with AMD's HIP on Frontier

Noel Chalmers, Damon McDougall, Paul Bauman, Nicholas Curtis, Nicholas Malaya, Rene van Oostrum, Noah Wolfe

10/8/2019

1 | Frontier Application Readiness Kick-Off Workshop | Oct 2019 |

### Introduction to HIP

AMD's Heterogeneous-compute Interface for Portability, or HIP, is a C++ runtime API and kernel language that allows developers to create portable applications that can run on AMD's accelerators as well as CUDA devices. Introduction to HIP<br>
AMD's Heterogeneous-compute Interface for Portability, or<br>
HIP, is a C++ runtime API and kernel language that allows<br>
developers to create portable applications that can run on<br>
AMD's accelerators as w

### HIP:

- **Provides an API for an application to leverage GPU** acceleration for both AMD and CUDA devices
- 
- **Supports a strong subset of CUDA runtime functionality**
- **Open-source**
- Currently available on Summit



### Getting started with HIP

```
global void add(int n,
                                                         double *x, 
                                                         double *y){
     tting started with HIP<br>
IDA VECTOR ADD<br>
global_void add(int n,<br>
double *x,<br>
double *y){<br>
int index = blockIdx.x * blockDim.x<br>
+ threadIdx.x;<br>
int stride = blockDim.x * gridDim.x;<br>
for (int is index in a train in a train
                                         + threadIdx.x;
     IDA VECTOR ADD<br>
\begin{array}{r} \text{doubble *x,} \\ \text{double *y} \\ \text{int index = block} \\ + \text{threadIdx.x}; \\ \text{int stride = block} \\ \text{int stride = block} \\ \text{for (int i = index; i < n; i += stride)} \\ \text{for (int i = index, y[i] = x[i] + y[i];} \\ \text{for (intting started with HIP<br>
DDA VECTOR ADD<br>
global_ void add(int n,<br>
double *x,<br>
double *y){<br>
int index = blockIdx.x * blockDim.x<br>
+ threadIdx.x;<br>
int stride = blockDim.x * gridDim.x;<br>
for (int i = index; i < n; i += stride){
          y[i] = x[i] + y[i];}
}
Setting started with HIP<br>
CUDA VECTOR ADD<br>
CUDA
```

```
__global___ void add(int n,
                                                         double *x, 
                                                         double *y){
      PVECTOR ADD<br>global__void add(int n,<br>double *x,<br>double *y){<br>int index = blockIdx.x * blockDim.x<br>+ threadIdx.x;<br>int stride = blockDim.x * gridDim.x;<br>for (int is sindow is a public atminister){
                                         + threadIdx.x;
      PVECTOR ADD<br>
global__ void add(int n,<br>
double *x,<br>
double *y){<br>
int index = blockIdx.x * blockDim.x<br>
+ threadIdx.x;<br>
int stride = blockDim.x * gridDim.x;<br>
for (int i = index; i < n; i += stride){<br>
y[i] = x[i] + y[i];
      P VECTOR ADD<br>global__ void add(int n,<br>double *x,<br>double *y){<br>int index = blockIdx.x * blockDim.x<br>+ threadIdx.x;<br>int stride = blockDim.x * gridDim.x;<br>for (int i = index; i < n; i += stride){<br>y[i] = x[i] + y[i];<br>}
```

```
y[i] = x[i] + y[i];}
}
```
### KERNELS ARE SYNTACTICALLY THE SAME

| Frontier Application Readiness Kick-Off Workshop | Oct 2019 | 3

AMDA

# CUDA APIs vs HIP API



| Frontier Application Readiness Kick-Off Workshop | Oct 2019 | 4

**AMDA** 





### HIP API

- Device Management:
	- ⁃ hipSetDevice(), hipGetDevice(), hipGetDeviceProperties()
- **Memory Management** 
	- ⁃ hipMalloc(), hipMemcpy(), hipMemcpyAsync(), hipFree()
- **Streams** 
	- ⁃ hipStreamCreate(), hipSynchronize(), hipStreamSynchronize(), hipStreamFree()
- **F**vents
	- ⁃ hipEventCreate(), hipEventRecord(), hipStreamWaitEvent(), hipEventElapsedTime()
- **Device Kernels** 
	- \_global\_\_, \_device\_\_, hipLaunchKernelGGL()
- Device code
	- threadIdx, blockIdx, blockDim, shared
	- ⁃ 200+ math functions covering entire CUDA math library.
- **Error handling** 
	- ⁃ hipGetLastError(), hipGetErrorString()

### Kernels

A simple embarrassingly parallel loop

```
for (int i=0;i<\mathbb{N};i++) {
 h a[i] *= 2.0;
}
```
Can be translated into a GPU kernel:

```
__global__ void myKernel(int N, double *d_a) {
   imple embarrassingly parallel loop<br>
r (int i=0;i<N;i++) {<br>
h_a[i] *= 2.0;<br>
and the disconnel of the compute a global D<br>
   if (i\langle N\rangle) {
      d a[i] *= 2.0;
   }
}
```
- $\blacksquare$  A device function that will be launched from the host program is called a kernel and is declared with the \_\_global\_\_ attribute
- Kernels should be declared void
- All pointers passed to kernels must point to memory on the device (more later)
- All threads execute the kernel's body "simultaneously"
- Each thread uses its unique thread and block IDs to compute a global ID

| Frontier Application Readiness Kick-Off Workshop | Oct 2019 7

## Kernels

Kernels are launched from the host:



Analogous to CUDA kernel launch syntax:

myKernel<<<blocks, threads, 0, 0>>>(N,a);

| Frontier Application Readiness Kick-Off Workshop | Oct 2019 8

**AMDA** 

### Device Memory

The host instructs the device to allocate memory in VRAM and records a pointer to device memory: int main() {

```
…
int N = 1000;
Solution:<br>

evice Memnory<br>
e host instructs the device to allocate memory in VRAM and records a pointer to device memory:<br>
t_{\text{main}} () {<br>
...<br>
size_t Nbytes = N*sizeof(double);<br>
double *h_a = (double*) malloc(Nbytes); //Host memory<br>

evice Memory<br>
e host instructs the device to allocate memory in VRAM and records a p<br>
t main() {<br>
...<br>
int N = 1000;<br>
size_t Nbytes = N*sizeof(double);<br>
double *h_a = (double*) malloc(Nbytes);<br>
double *d_a = NULL;<br>
hipMal
evice Memory<br>
e host instructs the device to allocate memory in VRAM and records a pointer to device memory:<br>
<br>
int N = 1000;<br>
<br>
size t Nbytes = N*sizeof(double);<br>
<br>
double *h_a = (double*) malloc(Nbytes);<br>
<br>
double *
```
…

}

free(h\_a);  $\sqrt{f}$ ree host memory hipFree(d\_a);  $//$  free device memory

| Frontier Application Readiness Kick-Off Workshop | Oct 2019 9

AMDA

### Device Memory

The host queues memory transfers:

//copy data from host to device hipMemcpy(d\_a, h\_a, Nbytes, hipMemcpyHostToDevice);

//copy data from device to host hipMemcpy(h a, d a, Nbytes, hipMemcpyDeviceToHost);

//copy data from one device buffer to another hipMemcpy(d b, d a, Nbytes, hipMemcpyDeviceToDevice);

# Difference between HIP and CUDA

Some things to be aware of writing HIP, or porting from CUDA:

- AMD GCN hardware 'warp' size = 64 (warps are referred to as 'wavefronts' in AMD documentation)
- **Device and host pointers allocated by HIP API use flat addressing** 
	- ⁃ Unified virtual addressing is enabled by default
	- ⁃ Unified memory is available, but does not perform optimally currently
- **Dynamic parallelism not currently supported**
- CUDA 9+ thread independent scheduling not supported (e.g., no syncwarp)
- Some CUDA library functions do not have AMD equivalents
- Shared memory and registers per thread can differ between AMD and Nvidia hardware
- Inline PTX or AMD GCN assembly is not portable

Despite differences, majority of CUDA code in applications can be simply translated.

# Portability layers using HIP

Several portability layers are already supporting, or implementing, HIP

- RAJA
	- ⁃ HIP kernel execution policies syntactically identical to CUDA
	- ⁃ Official PRs under review
- **Kokkos** 
	- ⁃ HIP kernel execution policies syntactically identical to CUDA
- Portability layers using HIP<br>
Several portability layers are already supporting, or implementing, HIP<br>
► RAJA<br>
← HIP kernel execution policies syntactically identical to CUDA<br>
← Official PRs under review<br>
► Kokkos<br>
← HIP
- - ⁃ OKL kernels can compile for HIP devices
	- ⁃ Available in OCCA's master branch
- OpenMP 5.0
- JA<br>
 HIP kernel execution policies syntactically identical to CUDA<br>
 Official PRs under review<br>
 HIP kernel execution policies syntactically identical to CUDA<br>
 Support is in Alpha and under development by Kokkos and A

# **AMDA**

# Tuning HIP Applications for Frontier

13 | Frontier Application Readiness Kick-Off Workshop | Oct 2019

**AMDA** 

### Device Management

Host can query number of devices visible to system:

```
Management<br>
yuery number of devices visible to system:<br>
int numDevices = 0;<br>
hipGetDeviceCount(&numDevices);<br>
rank can select a particular device on a node:
hipGetDeviceCount(&numDevices);
```
Each MPI rank can select a particular device on a node:

```
int rank;
MPI Comm rank(comm, &rank);
hipSetDevice(rank % numDevices);
```
The host can manage several devices by swapping the currently selected device during runtime.

Typical case is for each rank to manage its own GPU.

# Device Kernels: The Grid

- In HIP, kernels are executed on a "grid"
- The "grid" is what you will map your problem to
	- ⁃ Your algorithm may not map to a grid, but it can be useful to think that way
- AMD devices (GPUs) support 1D, 2D, and 3D grids.
- Each dimension of the grid partitioned into equal sized "blocks"
- Each block is made up of multiple "threads"
- The grid and its associated blocks are just organizational constructs
	- ⁃ The threads are the things that do the work
- If you're familiar with CUDA already, the grid+block structure is identical in HIP



## SIMD operations

There is a natural mapping of blocks & threads to hardware:

- **Blocks are dynamically scheduled onto GPU Compute Units (CUs)**
- All threads in a block execute on the same CU
- **Threads in a block share Local Data Share (LDS) memory and L1 cacherally**
- Threads in a block are execute in 64-wide chunks called "wavefronts"
- 
- 

SIMD operations<br>
• Blocks are dynamically scheduled onto GPU Compute Units (CUs)<br>
• All threads in a block execute on the same CU<br>
• Threads in a block share Local Data Share (LDS) memory and L1 cache<br>
• Threads in a block SIMD operations<br>
• Blocks are dynamically scheduled onto GPU Compute Units (CUs)<br>
• All threads in a block share Local Data Share (LDS) memory and L1 cache<br>
• Threads in a block share Local Data Share (LDS) memory and L1 c There is a natural mapping of blocks & threads to hardware:<br>
• Blocks are dynamically scheduled onto GPU Compute Units (CUs)<br>
• All threads in a block execute on the same CU<br>
• Threads in a block share Local Data Share (LD

### SIMD Execution

After entering a kernel, all device code is executed on SIMD units.

- -
	- -
- SIMD Execution<br>After entering a kernel, all device code is executed on SIMD units.<br>■ Branching logic (if else) can be costly:<br>← Wavefront encounters an if statement<br>► Evaluates conditional<br>← If true, continues to statem ⁃ If false, also continues to statement body with all instructions replaced with NoOps **SIMD Execution**<br> **After entering a kernel, all device code is executed on SIMD units.**<br> **- Branching logic (if – else) can be costly:**<br> **- From executional**<br> **- If true, continues to statement body**<br> **- If true,** 
	- ⁃ Known as 'thread divergence'
- 
- 
- E.g. Both for loops are executed in order:

```
mg logic (if – else) can be costly:<br>
avefront encounters an if statement<br>
aluates conditional<br>
- If frue, continues to statement body<br>
- If false, also continues to statement body with all instructions replaced w<br>
own as 
    for (int i=0;i<1000;i++) d a[id+i] *= 2.0;else
   for (int i=0;i<1000;i++) d a[id+i] /= 2.0;
```
# Memory Hierarchy in Device Code

Several types of memory accessible in device code (Ordered generally slowest to fastest):

- **Pinned Host Memory**
- Unified Virtual Memory (UVM)
- **Device Global Memory**
- Local Data Share (LDS)
- Vector/Scalar Registers

# Memory in Device Code

- Threads by default can dereference pinned host memory in device code:
	- Memory allocated by hipHostMalloc() (more details later)
	- ⁃ Data travels over host<->device data fabric (e.g. PCIe®)
	- ⁃ Access will likely be slow compared to other memory types.
- Threads can all access pointers to Unified Virtual Memory:
	- ⁃ Memory allocated by hipMallocManaged()
	- ⁃ Memory is automatically migrated between host and device by the HIP runtime
	- ⁃ Can have significant overhead, even when memory is already resident on device
	- ⁃ Sometimes useful to use UVM in porting process
- **Memory in Device Code**<br>
 Threads by default can dereference pinned host memory in device code:<br>
 Memory allocated by hipMostMalloc () (more details later)<br>
 Data travels over host<->odevice data fabric (e.g. PCIe<sup>®</sup>)<br>
- -
	- ⁃ Access is slow compared to more local memory (registers and LDS)
- reads can all access pointers to Unified Virtual Memory:<br>
 Memory is automatically migrated between host and device by the HIP runtime<br>
 Can have significant overhead, even when memory is already resident on device<br>
 So

# Memory in Device Code

- Stack variables declared in device code are allocated in vector registers, entries private to each thread: **IF ALL THREADS IN A WATER IS A COMPTER IN A WATER IS A CONSTRER**<br>
- Access is very fast<br>
- There is a limited amount of register space available per thread<br>
- If all threads in a wavefront access a common value, scalar re
	- ⁃ Access is very fast
	- ⁃ There is a limited amount of register space available per thread
	-
- Stack variables declared as shared :
	- ⁃ Allocated in Local Data Share (LDS), a.k.a. shared memory
	- ⁃ Variables are shared and accessible by all threads in the same block
	- Access is significantly (~10x) faster than device global memory (but slower than register)
	- LDS coherency often requires block-level synchronization ( \_\_ syncthreads() )

### Shared Memory Example

```
global MatVec(const double *A, const double *x, double* Ax) {
     nared Memory Example<br>global__ MatVec(const double *A, const double *x, double* Ax) {<br>const int myrow = threadIdx.x; //assume one block<br>//Ax = A*x<br>double r Ax = 0.0; //assumulate answer in register
    //Ax = A*xnared Memory Example<br>
global__MatVec(const double *A, const double *x, double* Ax) {<br>
const int myrow = threadIdx.x; //assume one block<br>
//Ax = A*x<br>
double r_Ax = 0.0; // accumulate answer in register<br>
for (int i=0; i<512;
    for (int i=0; i<512; i++) {
          red Memory Example<br>
obal_ MatVec(const double *A, const double *x, d<br>
nst int myrow = threadIdx.x; //assume one block<br>
Ax = A*x<br>
uble r_Ax = 0.0; // accumulate answer in register<br>
r (int i=0; i<512; i++) {<br>
r_Ax += A[i+512
     }
```

```
//write out result
Ax[myrow] = r Ax;
```
}

- Each thread streams through its row of the matrix
- Each thread uses all the values in the x vector
- If we put x in shared memory, can load it once and all threads can re-use it.

### Shared Memory Example

```
__global__ MatVec(const double *A, const double *x, double* Ax) {
     nared Memory Example<br>global__ MatVec(const double *A, const double *x, double* Ax) {<br>const int myrow = threadIdx.x; // assume one block<br>__shared__ double s_x[512];<br>if (myrow < 512) s_x[myrow] = x[myrow];
    __shared__ double s_x[512];
     nared Memory Example<br>global__ Matvec(const double *A, const double *x, double* Ax)<br>const int myrow = threadIdx.x; // assume one block<br>__shared__ double s_x[512];<br>if (myrow < 512) s_x[myrow] = x[myrow];<br>__syncthreads(); // 
     nared Memory Example<br>
global__ MatVec(const double *A, const double *x, double* Ax) {<br>
const int myrow = threadIdx.x; // assume one block<br>
shared__ double s_x[512];<br>
if (myrow < 512) s_x[myrow] = x[myrow];<br>
__syncthreads()
    //Ax = A*xnared Memory Example<br>
global__ MatVec(const double *A, const double *x, double* Ax) {<br>
const int myrow = threadIdx.x; // assume one block<br>
shared_ double s_x[512];<br>
if (myrow < 512) s_x[myrow] = x[myrow];<br>
_syncthreads(); 
    for (int i=0; i<512; i++) {
          obal_ MatVec(const double *A, const double *x, doublent<br>
nst int myrow = threadIdx.x; // assume one block<br>
shared_double s_x[512];<br>
(myrow < 512) s_x[myrow] = x[myrow];<br>
syncthreads(); // ensures all of s_x has been loa
     }
    //write out result
    Ax[myrow] = r_Ax;}
```
# Coalesced Memory Access

When accessing device global memory on AMD GPUs, bandwidth may be significantly increased if the access is coalesced across the wavefront. Coalesced Memory Access<br>When accessing device global memory on AMD GPUs, bandwidth may be significantly increased if the access is coalesce<br>across the wavefront.<br>Coalesced access means consecutive threads in a wavefront ac



# Coalesced Memory Access

Coalesced Memory Access<br>Coalescing of a wavefront's memory access occurs at the hardware level.<br>Whenever possible, the memory controller turns the whole wavefront's request into a Coalescied Memory Access<br>Coalescing of a wavefront's memory access occurs at the hardware level.<br>Whenever possible, the memory controller turns the whole wavefront's request into a single coalesced memory request.<br>As a res



**AMDA** 

### Coalesced Memory Access

- 
- 

+ swizzle)%64];

- changing the order of access along the wavefront)  $\sim$   $\frac{2}{0.994}$
- Max 1% performance drop in relative bandwidth.
- Performance drop even less noticeable with more data movement in kernel (e.g. repeated reads/writes).



- Strided Memory Access<br>
A common access pattern is a strided memory access within a wa<br>
 Thread 0 loads a value from address A, thread 1 from address A<br>
 Common in structured grid problems Strided Memory Access<br>A common access pattern is a strided memory access within a wavefront<br>• Thread 0 loads a value from address A, thread 1 from address A+1\*stride, thread 2 from A+2\*stride, etc.<br>• Common in structured g
- 
- 
- Can have severe impact on achieved bandwidth

![](_page_25_Figure_6.jpeg)

- Strided Memory Access<br>Experiment on strided access:<br>• Kernel doing loads/stores of 64 floats in each wavefront
- 

```
*stride]; \sum_{i=0,4}^{\infty}
```
- $\blacksquare$  Stride = 1 corresponds to coalesced access (peak bandwidth)
- Stride = 2 immediate degrades bandwidth to near 50% of peak.
- By stride =  $16$ , a separate cache line must be loaded for each thread's memory request

![](_page_26_Figure_8.jpeg)

### Coalesced Memory Example

```
__global__ MatVec(const double *A, const double *x, double* Ax) {
     palesced Memory Example<br>global__ MatVec(const double *A, const double *x, double* Ax) {<br>const int myrow = threadIdx.x; // assume one block<br>__shared__ double s_x[512];<br>if (myrow < 512) s_x[myrow] = x[myrow];
     shared double s x[512];
     Dalesced Memory Example<br>global__ Matvec(const double *A, const double *x, double* Ax)<br>const int myrow = threadIdx.x; // assume one block<br>_shared_ double s_x[512];<br>if (myrow < 512) s_x[myrow] = x[myrow];<br>__syncthreads(); //
     plobal__MatVec(const double *A, const double *x, double* Ax) {<br>global__MatVec(const double *A, const double *x, double* Ax) {<br>const int myrow = threadIdx.x; // assume one block<br>shared__double s_x[512];<br>if (myrow < 512) s_x
    //Ax = A*xplobal_ MatVec(const double *A, const double *x, double* Ax) {<br>
const int myrow = threadIdx.x; // assume one block<br>
<br>
_shared__double s_x[512];<br>
if (myrow < 512) s_x[myrow] = x[myrow];<br>
_syncthreads(); // ensures all
    for (int i=0; i<512; i++) { \bullet Strided access for the matrix entries
          obal_ MatVec(const double *A, const double *x, doublent<br>
nst int myrow = threadIdx.x; // assume one block<br>
shared_double s_x[512];<br>
(myrow < 512) s_x[myrow] = x[myrow];<br>
syncthreads(); // ensures all of s_x has been loa
     }
                                                                                                  t double *x, double* Ax) {<br>sume one block<br>}<br>x has been loaded<br>er in register<br>• Strided access for the matrix entries<br>• Better to store A in column-major format
                                                                                                 • Better to store A in column-major format
```

```
//write out result
Ax[myrow] = r Ax;}
```
### Coalesced Memory Example

```
__global__ MatVec(const double *A, const double *x, double* Ax) {
     palesced Memory Example<br>global__ MatVec(const double *A, const double *x, double* Ax) {<br>const int myrow = threadIdx.x; // assume one block<br>__shared__ double s_x[512];<br>if (myrow < 512) s_x[myrow] = x[myrow];
    __shared__ double s_x[512];
     Dalesced Memory Example<br>global__ Matvec(const double *A, const double *x, double* Ax)<br>const int myrow = threadIdx.x; // assume one block<br>_shared_ double s_x[512];<br>if (myrow < 512) s_x[myrow] = x[myrow];<br>__syncthreads(); //
     plobal__ Matvec(const double *A, const double *x, double* Ax) {<br>global__ Matvec(const double *A, const double *x, double* Ax) {<br>const int myrow = threadIdx.x; // assume one block<br>shared__ double s_x[512];<br>if (myrow < 512) 
    //Ax = A*xpalesced Memory Example<br>
global__ MatVec(const double *A, const double *x, double* Ax) {<br>
const int myrow = threadIdx.x; // assume one block<br>
shared_ double s_x[512];<br>
if (myrow < 512) s_x[myrow] = x[myrow];<br>
_syncthreads(
    for (int i=0; i<512; i++) {
          obal__ MatVec(const double *A, const double *x, double* n<br>nst int myrow = threadIdx.x; // assume one block<br>shared__ double s_x[512];<br>(myrow < 512) s_x[myrow] = x[myrow];<br>syncthreads(); // ensures all of s_x has been loaded
     }
    //write out result
    Ax[myrow] = r Ax;}
```
# **AMDA**

# Asynchronous computing with HIP

30 | Frontier Application Readiness Kick-Off Workshop | Oct 2019

**AMDA** 

# Blocking vs Nonblocking API functions

- The kernel launch function, hipLaunchKernelGGL, is non-blocking for the host.
	- ⁃ After sending instructions/data, the host continues immediately while the device executes the kernel
	- ⁃ If you know the kernel will take some time, this is a good area to do some work (i.e. MPI comms) on the host
- However, hipMemcpy is blocking.
	- ⁃ The data pointed to in the arguments is safe to access/modify after the function returns.
- The non-blocking version is hipMemcpyAsync

hipMemcpyAsync(d a, h a, Nbytes, hipMemcpyHostToDevice, stream);

- Like hipLaunchKernelGGL, this function takes an argument of type hipStream t
- It is not safe to access/modify the arguments of hipMemcpyAsync without some sort of synchronization.

- A stream in HIP is a queue of tasks (e.g. kernels, memcpys, events).
	- ⁃ Tasks enqueued in a stream must complete in order on that stream.
- Streams<br>
 A stream in HIP is a queue of tasks (e.g. kernels, memcpys, events).<br>
 Tasks being executed in a stream must complete in order on that stream.<br>
 Tasks being executed in different streams are allowed to overlap
- hipStream\_t stream; hipStreamCreate(&stream);
- And destroyed via: hipStreamDestroy(stream);
- Passing 0 or NULL as the hipStream t argument to a function instructs the function to execute on a special stream called the 'NULL Stream':
	- ⁃ This stream is special
	- No task on the NULL stream will begin until all previously enqueued tasks in all other streams have completed.
	- ⁃ Blocking calls like hipMemcpy always run on the NULL stream.

With streams we can effectively share the GPU's compute resources:

hipLaunchKernelGGL(myKernel1, dim3(1), dim3(256), 0, stream1, 256, d a1); hipLaunchKernelGGL(myKernel2, dim3(1), dim3(256), 0, stream2, 256, d a2); hipLaunchKernelGGL(myKernel3, dim3(1), dim3(256), 0, stream3, 256, d a3); hipLaunchKernelGGL(myKernel4, dim3(1), dim3(256), 0, stream4, 256, d a4);

![](_page_32_Picture_69.jpeg)

Note 1: Be sure that the kernels modify different parts of memory to avoid data races. Note 2: With large kernels, overlapping computations may not help performance.

- There is another use for streams besides concurrent kernels:
	- ⁃ Overlapping kernels with data movement.
- AMD GPUs have separate engines for:
	- ⁃ Host->Device memcpys
	- ⁃ Device->Host memcpys
	- ⁃ Device->Device memcpys
	- ⁃ Compute kernels.
- **These different operations can overlap without dividing the GPU's resources.** enlapping kernels with data movement.<br>
The serial primary serial with data movement.<br>
PUs have separate engines for:<br>
St->Device memcpys<br>
wice->Host memcpys<br>
mpute kernels.<br>
Ilifferent operations can overlap without dividi
	- ⁃ The overlapping operations must be in separate, non-NULL, streams.
	- Any host memory must be pinned.
		-
- PUs have separate engines for:<br>PUs have separate engines for:<br>sts->Device memcpys<br>wice->Host memcpys<br>mpute kernels.<br>Iliferent operations can overlap without dividing the GPU's resources.<br>e overlapping operations must be in

### Pinned Host Memory

Host data allocations are pageable by default. The GPU can directly access Host data if it is pinned instead.

• Allocating pinned host memory:

ned Host Memory<br>data allocations are pageable by default. The GPU can directly access F<br>ocating pinned host memory:<br>double \*h\_a = NULL;<br>hipHostMalloc(&h\_a, Nbytes);<br>ee pinned host memory: hipHostMalloc(&h a, Nbytes);

- Free pinned host memory: hipHostFree(h a);
- Host<->Device memcpy bandwidth increases significantly when host memory is pinned.
	- ⁃ It is good practice to allocate host memory that is frequently transferred to/from the device as pinned memory.

Suppose we have 3 kernels which require moving data to and from the device: hipMemcpy(d\_a1, h\_a1, Nbytes, hipMemcpyHostToDevice));

```
hipMemcpy(d_a2, h_a2, Nbytes, hipMemcpyHostToDevice));
hipMemcpy(d_a3, h_a3, Nbytes, hipMemcpyHostToDevice));
```
hipLaunchKernelGGL(myKernel1, blocks, threads, 0, 0, N, d a1); hipLaunchKernelGGL(myKernel2, blocks, threads, 0, 0, N, d a2); hipLaunchKernelGGL(myKernel3, blocks, threads, 0, 0, N, d\_a3);

```
hipMemcpy(h a1, d a1, Nbytes, hipMemcpyDeviceToHost);
hipMemcpy(h_a2, d_a2, Nbytes, hipMemcpyDeviceToHost);
hipMemcpy(h a3, d a3, Nbytes, hipMemcpyDeviceToHost);
```
![](_page_35_Picture_5.jpeg)

**Streams**<br>Changing to asynchronous memcpys and using streams:<br>hipMemcpyAsync(d\_a1, h\_a1, Nbytes, hipMemcpyHostToDevice, stream1);<br>hipMemcpyAsync(d\_a2, h\_a2, Nbytes, hipMemcpyHostToDevice, stream2);<br>hipMemcpyAsync(d\_a3, h\_a hipMemcpyAsync(d\_a1, h\_a1, Nbytes, hipMemcpyHostToDevice, stream1); hipMemcpyAsync(d a2, h a2, Nbytes, hipMemcpyHostToDevice, stream2); hipMemcpyAsync(d\_a3, h\_a3, Nbytes, hipMemcpyHostToDevice, stream3);

hipLaunchKernelGGL(myKernel1, blocks, threads, 0, stream1, N, d a1); hipLaunchKernelGGL(myKernel2, blocks, threads, 0, stream2, N, d a2); hipLaunchKernelGGL(myKernel3, blocks, threads, 0, stream3, N, d a3);

hipMemcpyAsync(h a1, d a1, Nbytes, hipMemcpyDeviceToHost, stream1); hipMemcpyAsync(h a2, d a2, Nbytes, hipMemcpyDeviceToHost, stream2); hipMemcpyAsync(h a3, d a3, Nbytes, hipMemcpyDeviceToHost, stream3);

![](_page_36_Picture_97.jpeg)

| Frontier Application Readiness Kick-Off Workshop | Oct 2019 37

### AMDJ

A common use-case for streams is MPI traffic:

hipLaunchKernelGGL(haloGather, blocks, threads, 0, computeStream, N, d a, d commBuffer); //Gather halo data hipStreamSynchronize(computeStream); //Wait for gather to complete

hipLaunchKernelGGL(localKernel, blocks, threads, 0, computeStream, N, d a); //Local computation hipMemcpyAsync(d commBuffer, h commBuffer, Nbytes, hipMemcpyDeviceToHost, dataStream); //copy to host hipStreamSynchronize(dataStream); //Wait for data to arrive iteriin<br>
ionmon use case for streams is MPI traffic:<br>
hipLaunchKernelGGL(haloGather, blocks, threads, 0, computeStream, N, d\_a, d\_commBuffer); //Gather halo data<br>
hipStreamSynchronize(computeStream); //Wait for gather to c

MPI Data Exchange(h commBuffer); //Exchange data with MPI

hipMemcpyAsync(h commBuffer, d commBuffer, Nbytes, hipMemcpyHostToDevice, dataStream); //copy back to device hipStreamSynchronize(dataStream); //Wait for data to arrive

hipLaunchKernelGGL(haloKernel, blocks, threads, 0, computeStream, N, d a); //Halo computation

![](_page_37_Figure_7.jpeg)

With a GPU-aware MPI stack, the Host<->Device traffic can be omitted:

hipLaunchKernelGGL(haloGather, blocks, threads, 0, computeStream, N, d a, d commBuffer); //Gather halo data hipEventRecord(gatherEvent, computeStream); //Record end of gather **ireamns**<br>hipLaunchKernelGGL(haloGather, blocks, threads, 0, computeStream, N, d\_a, d\_commBuffer); //Gather halo data<br>hipEventRecord**(gatherEvent, computeStream)**; //Record end of gather<br>hipLaunchKernelGGL(**localKernel, bl** 

hipLaunchKernelGGL(localKernel, blocks, threads, 0, computeStream, N, d a); //Queue Local computation

hipEventSynchronize(gatherEvent); //Wait for gather kernel to complete

MPI\_Data\_Exchange(d\_commBuffer); //Exchange data with MPI (using device buffer)

hipLaunchKernelGGL(haloKernel, blocks, threads, 0, computeStream, N, d a); //Halo computation

![](_page_38_Figure_7.jpeg)

# Host/Device Synchronization

To avoid idle time on host and/or device, be aware of how and when the host is synchronizing with the devices' streams:

### hipDeviceSynchronize();

- ⁃ Heavy-duty sync point.
- Blocks host until all work in all device streams has reported complete.
- hipStreamSynchronize(stream);
	- ⁃ Blocks host until all work in stream has reported complete.
- hipEventSynchronize(event);
	- ⁃ Block host until event reports complete.
	- ⁃ Only a synchronization point with respect to the stream where event was enqueued.
- hipStreamWaitEvent(stream, event);
	- ⁃ Non-blocking for host.
	- ⁃ Instructs all future work submitted to stream to wait until event reports complete.
	- ⁃ Primary way we enforce an 'ordering' between tasks in separate streams.

# Summary of Optimization Tips

- Summary of Optimization Tips<br>• Multiple wavefronts per CU (i.e. high occupancy) important to latency hiding and instruction throughput<br>• High register usage and/or LDS usage can reduce CU occupancy<br>• LDS access is O(10) ti
	- ⁃ High register usage and/or LDS usage can reduce CU occupancy
	- ⁃ LDS access is O(10) times faster than global memory
	- ⁃ LDS usage can improve overall bandwidth, often worth the occupancy reduction
	- ⁃ High occupancy is not a silver bullet
- Unified virtual memory is useful for ease of porting, but should be phased out ASAP for performance
- Memory coalescing dramatically increases bandwidth of load/store to LDS and global memory
- Reordering instructions to prefetch data to registers can help the scheduler issue loads earlier
- Unrolling loops allows compiler and scheduler to issue many loads/stores at once
	- ⁃ May reduce occupancy
	- ⁃ Register space spills to L1 cache, then to L2 cache, then to global device memory
- **If** Important to issue enough work to fill all CUs
	- ⁃ Many small kernels can suffer launch latency overheads
- **Important to shift application from being GPU-accelerated to GPU-resident**

# Optimization Tips (Advanced)

- AMD's GCN assembly code (ISA) is completely open
- ⁃ https://developer.amd.com/resources/developerguides-manuals/ **nization Tips (Advanced)**<br>
S GCN assembly code (ISA) is completely open<br>
https://developer.amd.com/resources/developer-<br>
Figuides-manuals/<br>
spect GPU kernel assembly code, you can run<br>
ract kernel on your binary<br>
Should o
- To inspect GPU kernel assembly code, you can run extractkernel on your binary
	-
	- ⁃ Can also set KMDUMPISA=1 at link time to extract
	- ⁃ s\_\* : Scalar unit instructions
	- v \* : SIMD unit instructions
	- global \* : Global memory load/store
	- ds \*: LDS memory load/store
- **Lots of preamble data to check register use**
- Can check things like #pragma unroll effects in your kernel assembly

![](_page_41_Picture_100.jpeg)

![](_page_42_Picture_0.jpeg)

# QUESTIONS?

43 | Frontier Application Readiness Kick-Off Workshop | Oct 2019

# DISCLAIMER

### DISCI AIMER

The information contained herein is for informational purposes only and is subject to change without notice. While every precaution has been taken in the preparation of this document, it may contain technical inaccuracies, omissions and typographical errors, and AMD is under no obligation to update or otherwise correct this information. Advanced Micro Devices, Inc. makes no representations or warranties with respect to the accuracy or completeness of the contents of this document, and assumes no liability of any kind, including the implied warranties of noninfringement, merchantability or fitness for particular purposes, with respect to the operation or use of AMD hardware, software or other products described herein. No license, including implied or arising by estoppel, to any intellectual property rights is granted by this document. All open source software listed in this presentation is governed by the associated open source license. Terms and limitations applicable to the purchase or use of AMD's products are as set forth in a signed agreement between the parties or in AMD's Standard Terms and Conditions of Sale. GD-18 Devices, Inc. makes no representations or warranties with respect to the acturacy or completeness on tre contents. Or the constrained there is the constrained there are disputed to the operation or use of AMD hardware, sof

©2019 Advanced Micro Devices, Inc. All rights reserved. AMD, the AMD Arrow logo, Ryzen, Threadripper, EPYC, Infinity Fabric, and combinations thereof are trademarks of Advanced Micro Devices, Inc. Other product names used in this publication are for identification purposes only and may be trademarks of their respective companies.

PCIe is a trademark (or registered trademark) of PCI-SIG Corporation.

Linux is a trademark (or registered trademark) of Linus Torvalds.

| Frontier Application Readiness Kick-Off Workshop | Oct 2019 44

### Kernel time with events

Finally, another useful feature of streams is kernel timing with events:

```
A hipEvent t object is created on a device via:
       hipEvent t event;
       hipEventCreate(&event);
        pEvent_t object is created on a device via:<br>hipEvent_t event;<br>hipEventCreate(&event);<br>queued into a stream via:<br>hipEventRecord(event, stream);<br>- The event records what work is currently enqueued in the stream.<br>- When the s
```
And queued into a stream via:

```
hipEventRecord(event, stream);
```
- ⁃ The event records what work is currently enqueued in the stream.
- ⁃ When the stream's execution reaches the event, the event is considered 'complete'.

Once completed, we can measure the time between two events:

hipEventElapsedTime(&time, startEvent, endEvent);

- 
- ⁃ Very useful for timing kernels/memcpys

# Note on Atomic Operations

Atomic functions:

- Perform a read+write of a single 32 or 64-bit word in device global or LDS memory<br>• Perform a read+write of a single 32 or 64-bit word in device global or LDS memory<br>• Can be called by multiple threads in device code<br>• Gua
- 
- Guaranteed to be performed in a conflict-free manner
- AMD GPUs support atomic operations on 32-bit integers in hardware
- ic functions:<br>
rform a read+write of a single 32 or 64-bit word in device global or LDS memory<br>
n be called by multiple threads in device code<br>
raranteed to be performed in a conflict-free manner<br>
JD GPUs support atomic op performance
- Can check at compile time if 32 or 64-bit atomic instructions are supported on target device
	- #ifdef LHIP ARCH HAS GLOBAL INT32 ATOMICS
	- #ifdef \_\_HIP\_ARCH\_HAS\_GLOBAL\_INT64\_ATOMICS

# Atomic Operations

Currently supported atomic operations in HIP:

![](_page_46_Picture_58.jpeg)