XC30 CPU Description

Date: September 17th, 2013 | Category:

See this article in context within the following user guides: Eos

The compute blade architecture of the XC30 is similar to the CPU blades of Titan with a few important differences.

Each node has two sockets with 8 physical cores each. Each core has its own level 1 (L1) and level2 (L2) caches.  The eight cores on each socket share a 20 MB L3 cache and 32 GB of SDRAM connected by a 4 channel DDR3 pipeline. As shown in the diagram below, each unit of 8 cores with its associated memory and caches can be thought of as a Non-uniform memory access (NUMA) Domaine.

 Slide1

Article published on Oak Ridge Leadership Computing Facility - https://www.olcf.ornl.gov

Print this article!