#### Porting The Spectral Element Community Atmosphere Model (CAM-SE) To Hybrid GPU Platforms



#### **ORNL Cray ORNL ORNL NREL Nvidia ORNL Matthew Norman Jeffrey Larkin Richard Archibald Valentine Anantharaj Ilene Carpenter Paulius Micikevicius**

MANAGED BY UT-BATTELLE FOR THE DEPARTMENT OF ENERGY

#### **Titan Workshop**





#### What is CAM-SE?

 $2$  OLCF

 $Z<sub>0</sub>$ 

- Climate-scale atmospheric simulation for capability computing
- Comprised of (1) a dynamical core and (2) physics packages



# What is CAM-SE?

- Climate-scale atmospheric simulation for capability computing
- Comprised of (1) a dynamical core and (2) physics packages



*dcmip/jablonowski\_cubed\_sphere\_vorticity.png*

3 OLCF 20

#### **Dynamical Core**

- 1. "Dynamics": wind, energy, & mass
- 2. "Tracer" Transport:  $(H<sub>2</sub>O, CO<sub>2</sub>, O<sub>3</sub>, ...)$ Transport quantities not advanced by the dynamics



# What is CAM-SE?

- Climate-scale atmospheric simulation for capability computing
- Comprised of (1) a dynamical core and (2) physics packages



*dcmip/jablonowski\_cubed\_sphere\_vorticity.png*

4

 $OLCF$  20

## **Dynamical Core**

- 1. "Dynamics": wind, energy, & mass
- 2. "Tracer" Transport:  $(H<sub>2</sub>O, CO<sub>2</sub>, O<sub>3</sub>, ...)$ Transport quantities not advanced by the dynamics

#### **Physics Packages**

Resolve anything interesting not included in dynamical core (moist convection, radiation, chemistry, etc)





- Cubed-Sphere + Spectral Element
- Each cube panel divided into elements







6



7







#### **Used CUDA FORTRAN from PGI**

OACC Directives: Better software engineering option moving forward

8



• 16 billion degrees of freedom



- 16 billion degrees of freedom
	- 6 cube panels





- 16 billion degrees of freedom
	- 6 cube panels

 $11$  OLCF 20

– 240 x 240 columns of elements per panel





- 16 billion degrees of freedom
	- 6 cube panels

- 240 x 240 columns of elements per panel
- 4 x 4 basis functions per element





- 16 billion degrees of freedom
	- 6 cube panels
	- 240 x 240 columns of elements per panel
	- 4 x 4 basis functions per element
	- 26 vertical levels





- 16 billion degrees of freedom
	- 6 cube panels
	- 240 x 240 columns of elements per panel
	- 4 x 4 basis functions per element
	- 26 vertical levels

 $14$  OLCF 20

– 110 prognostic variables

 $\rho$ ,  $\rho u$ ,  $\rho v$ ,  $p$ 

```
H_2O , CO_2 , O_3 , CH_4 , ...
```


- 16 billion degrees of freedom
	- 6 cube panels
	- 240 x 240 columns of elements per panel
	- 4 x 4 basis functions per element
	- 26 vertical levels

- 110 prognostic variables
- Scaled to 14,400 XT5 nodes with 60% parallel efficiency



- 16 billion degrees of freedom
	- 6 cube panels
	- 240 x 240 columns of elements per panel
	- 4 x 4 basis functions per element
	- 26 vertical levels
	- 110 prognostic variables
- Scaled to 14,400 XT5 nodes with 60% parallel efficiency
- Must simulate 1-2 thousand times faster than real time
- With 10 second CAM-SE time step, need  $\leq$  10 ms per time step
	- 32-64 columns of elements per node, 5-10 thousand nodes





- Original CAM-SE used 3 tracers (20% difficult to port)
- Mozart chemistry provides 106 tracers (7% difficult to port)
	- Centralizes port to tracers with mostly data-parallel routines





• Original CAM-SE used 3 tracers (20% difficult to port)





• Original CAM-SE used 3 tracers (20% difficult to port)





• Original CAM-SE used 3 tracers (20% difficult to port)





#### Communication Between Elements





#### Communication Between Elements



Physically occupy the same location, Spectral Element requires them to be equal

Edges are averaged, and the average replaces both edges



#### Communication Between Elements



Physically occupy the same location, Spectral Element requires them to be equal

Edges are averaged, and the average replaces both edges

#### Implementation

Edge\_pack: pack all element edges into process-wide buffer. Data sent over MPI are contiguous in buffer.

Bndry\_exchange: Send & receive data at domain decomposition boundaries

Edge\_unpack: Perform a weighted sum for data at all element edges.



- Edge\_pack ensures data for MPI is contiguous in buffer
- MPI communication occurs in "cycles"

24  $OLGF$ 

 $Z<sub>0</sub>$ 





- Edge\_pack ensures data for MPI is contiguous in buffer
- MPI communication occurs in "cycles"
- A cycle contains a contiguous data region for MPI **Cycle 1**



- Edge\_pack ensures data for MPI is contiguous in buffer
- MPI communication occurs in "cycles"
- A cycle contains a contiguous data region for MPI
- Original pack/exchange/unpack

 $26$   $0 \text{LEF}$ 

 $Z<sub>0</sub>$ 





- Edge\_pack ensures data for MPI is contiguous in buffer
- MPI communication occurs in "cycles"
- A cycle contains a contiguous data region for MPI
- Original pack/exchange/unpack
	- Pack all edges in a GPU Kernel





- Edge\_pack ensures data for MPI is contiguous in buffer
- MPI communication occurs in "cycles"
- A cycle contains a contiguous data region for MPI
- Original pack/exchange/unpack
	- Pack all edges in a GPU Kernel
	- For each "send cycle"

- Send cycle over PCI-e (D2H)
- MPI\_Isend the cycle





- Edge\_pack ensures data for MPI is contiguous in buffer
- MPI communication occurs in "cycles"
- A cycle contains a contiguous data region for MPI
- Original pack/exchange/unpack
	- Pack all edges in a GPU Kernel
	- For each "send cycle"

29

- Send cycle over PCI-e (D2H)
- MPI\_Isend the cycle





- Edge\_pack ensures data for MPI is contiguous in buffer
- MPI communication occurs in "cycles"
- A cycle contains a contiguous data region for MPI
- Original pack/exchange/unpack
	- Pack all edges in a GPU Kernel
	- For each "send cycle"

- Send cycle over PCI-e (D2H)
- MPI\_Isend the cycle





- Edge\_pack ensures data for MPI is contiguous in buffer
- MPI communication occurs in "cycles"
- A cycle contains a contiguous data region for MPI
- Original pack/exchange/unpack
	- Pack all edges in a GPU Kernel
	- For each "send cycle"

- Send cycle over PCI-e (D2H)
- MPI\_Isend the cycle





- Edge\_pack ensures data for MPI is contiguous in buffer
- MPI communication occurs in "cycles"
- A cycle contains a contiguous data region for MPI
- Original pack/exchange/unpack
	- Pack all edges in a GPU Kernel
	- For each "send cycle"
		- Send cycle over PCI-e (D2H)
		- MPI\_Isend the cycle
	- For each "receive cycle"

- MPI\_Wait for the data
- Send cycle over PCI-e (H2D)





- Edge\_pack ensures data for MPI is contiguous in buffer
- MPI communication occurs in "cycles"
- A cycle contains a contiguous data region for MPI
- Original pack/exchange/unpack
	- Pack all edges in a GPU Kernel
	- For each "send cycle"
		- Send cycle over PCI-e (D2H)
		- MPI\_Isend the cycle
	- For each "receive cycle"

- MPI\_Wait for the data
- Send cycle over PCI-e (H2D)





- Edge\_pack ensures data for MPI is contiguous in buffer
- MPI communication occurs in "cycles"
- A cycle contains a contiguous data region for MPI
- Original pack/exchange/unpack
	- Pack all edges in a GPU Kernel
	- For each "send cycle"
		- Send cycle over PCI-e (D2H)
		- MPI\_Isend the cycle
	- For each "receive cycle"
		- MPI\_Wait for the data
		- Send cycle over PCI-e (H2D)





- Edge\_pack ensures data for MPI is contiguous in buffer
- MPI communication occurs in "cycles"
- A cycle contains a contiguous data region for MPI
- Original pack/exchange/unpack
	- Pack all edges in a GPU Kernel
	- For each "send cycle"
		- Send cycle over PCI-e (D2H)
		- MPI\_Isend the cycle
	- For each "receive cycle"
		- MPI\_Wait for the data
		- Send cycle over PCI-e (H2D)





- Edge\_pack ensures data for MPI is contiguous in buffer
- MPI communication occurs in "cycles"
- A cycle contains a contiguous data region for MPI
- Original pack/exchange/unpack
	- Pack all edges in a GPU Kernel
	- For each "send cycle"
		- Send cycle over PCI-e (D2H)
		- MPI\_Isend the cycle
	- For each "receive cycle"

- MPI\_Wait for the data
- Send cycle over PCI-e (H2D)
- Unpack all edges in a GPU Kernel





#### Optimizing Pack/Exchange/Unpack

- For a cycle, PCI-e D2H depends only on packing that cycle
	- Divide edge\_pack into equal-sized cycles
		- 1. Find only the elements directly involved in each separate cycle
		- 2. Evenly divide remaining elements among the cycles
	- Associate each cycle with a unique CUDA stream
	- Launch each pack in its stream

- After a cycle is packed, call async. PCI-e D2H in its Stream
- Edge\_unpack at MPI boundaries requires all MPI to be finished
- However, internal unpacks can be done directly after packing



- For each cycle
	- Launch edge\_pack kernel for the cycle in a unique stream
	- Call a cudaEventRecord for the stream's packing event





- For each cycle
	- Launch edge\_pack kernel for the cycle in a unique stream
	- Call a cudaEventRecord for the stream's packing event





- For each cycle
	- Launch edge\_pack kernel for the cycle in a unique stream
	- Call a cudaEventRecord for the stream's packing event





• For each cycle

- Launch edge\_pack kernel for the cycle in a unique stream
- Call a cudaEventRecord for the stream's packing event





- For each cycle
	- Launch edge\_pack kernel for the cycle in a unique stream
	- Call a cudaEventRecord for the stream's packing event







• For each cycle

- Launch edge\_pack kernel for the cycle in a unique stream
- Call a cudaEventRecord for the stream's packing event



- Prepost each cycle's MPI\_irecv
- While an MPI message remains pending
	- If all cycles finished packing (cudaEventQuery for all cycles' pack)
		- Launch edge\_unpack kernel over elements not dealing with MPI
	- For each cycle
		- If cycle finished packing (cudaEventQuery for the cycle's pack)
			- Call async. PCI-e D2H copy for the cycle's MPI data
			- Call cudaEventRecord for a PCI-e D2H event
		- If cycle finished D2H PCI-e (cudaEventQuery for the cycle's D2H)
			- Call MPI\_Isend for the cycle's MPI data
		- If MPI data has been received (MPI\_Test for the cycle's transfer)
			- Call PCI-e H2D copy for the cycle's MPI data
- Call a device-wide barrier to ensure PCI-e H2D copies are done
- Unpack elements dealing with MPI







http://regmedia.co.uk/2011/05/22/cray-xk6\_super-blade.jpg



45 OLCF  $Z<sub>0</sub>$ 



#### **GPU Kernels**



http://regmedia.co.uk/2011/05/22/cray-xk6\_super-blade.jpg

46 OLCF

 $Z<sub>0</sub>$ 





http://regmedia.co.uk/2011/05/22/cray-xk6\_super-blade.jpg

47 OLCF

 $Z<sub>0</sub>$ 

#### **GPU Kernels PCI-e D2H**





**GPU Kernels PCI-e D2H PCI-e H2D** 



http://regmedia.co.uk/2011/05/22/cray-xk6\_super-blade.jpg

48

 $OLCF$ 

 $Z<sub>0</sub>$ 





**GPU Kernels PCI-e D2H PCI-e H2D MPI** 



http://regmedia.co.uk/2011/05/22/cray-xk6\_super-blade.jpg

49

OLCF

 $Z<sub>0</sub>$ 





**GPU Kernels PCI-e D2H PCI-e H2D MPI Host Computation** 





#### Other Important Porting Considerations

- Memory coalescing in kernels
	- Know how threads are accessing GPU DRAM, rethread if necessary
- Use of shared memory
	- Load data from DRAM to shared memory (coallesced)
	- Reuse as often as possible before re-accessing DRAM
	- Watch out for banking conflicts
- Overlapping kernels, CPU, PCI-e, & MPI
	- Perform independent CPU code during GPU kernels, PCI-e, & MPI
	- Break up & stage computations to overlap PCI-e, MPI, & GPU kernels
- PCI-e copies: consolidate if small, break up & pipeline if large
- GPU's user-managed cache made memory optimizations that are more difficult on a non-managed cache



## Porting Challenges

- Data structures: derived types of derived types of derived types
	- Very difficult for directives
- Interaction with the community
	- Reproducibility: bit for bit same answer across any MPI decomp
	- Likely useful to validate GPU-based results before science
	- Double precision is currently a requirement
- Dynamical core is still rapidly evolving
	- About to be accepted as the default core
	- This means lots of testing and changes
- CUDA Fortran: Still evolving
	- Many layers for something to go wrong. Hard to pinpoint.
	- New versions of compiler, CUDA, GPU, driver usually mean new bugs



#### Speed-Up: Fermi GPU vs 1 Interlagos / Node

- Benchmarks performed on XK6 using end-to-end wall timers
- All PCI-e and MPI communication included





# Why Was Vertical Remap So Fast?

- Originally used splines for reconstruction
	- Splines require a linear solve  $\rightarrow$  vertical dependence within loops
	- Vertical index could not be threaded, only horizontal
- We replaced reconstruction with Piecewise Parabolic Method
	- Vertically independent  $\rightarrow$  vertical index was threaded  $\rightarrow$  30x more threads
- Original remapping used a summation to reduce flops
	- Summations are vertically dependent and harder to thread
- We changed it to do two integrations instead
	- This double the work for remapping
	- But it also reduced data requirements and dependence
- As a result, all data in the reconstruction and remap fit into cache
	- Only accesses to DRAM were at the very beginning and end of kernel with a lot of work in between, all done in-cache
	- Thus, >5x speed-up over PPM remap on CPU



# Why Was Vertical Remap So Fast?

- Originally used splines for reconstruction
	- Splines require a linear solve  $\rightarrow$  vertical dependence within loops
	- Vertical index could not be threaded, only horizontal
- We replace – Vertically independent ! vertical index was threaded ! 30x more threads • Original remaining the reduced and the remaining of the reduce of the summation of t – Surmations and dependent and harder to the second service and harder to the second service and harder to the • We changed it to the two integrations in the contract of the two integrations in the contract of the contrac **Figure 1998 • Decreases Local Data Requirements East in also reduced to Find Then It's Worth Investigating** • As a reconstruction  $\overline{\phantom{a}}$ • **If Increasing The Workload**  • **Allows More Threading**  • **Decreases Data Dependence** 
	- Only accesses to DRAM were at the very beginning and end of kernel with a lot of work in between
	- Thus, >5x speed-up over PPM remap on CPU



# Questions?





# Usefulness Of Porting To Accelerators

- You understand your code's challenges for many threads
- You will often refactor the algorithms themselves
	- Vertical remap: splines + summation  $\rightarrow$  PPM + two integrations
	- More flops, but more independence and less data movement
- You will change the way you thread
	- Higher-level hoisting of OpenMP to allow more parallelism
	- More data-independent work, more flops
	- Better staging through cache, less data in cache (less thrashing)
- Incorporating changes into CPU code almost always speeds up the CPU code
	- This changes perspective on code refactoring cost-benefit



#### CPU Code

```
do ie=1,nelemd 
do q=1,qsize 
 do k=1,nlev 
 do j=1, np
  do i=1, np
   coeffs(1,i,j,k,q,ie) = ...coeffs(2, i, j, k, q, ie) = ...coeffs(3,i,j,k,q,ie) = ...
```
#### GPU Code

- ie = blockidx%y
- $q = blockidx%x$
- 
- k = threadidx%z<br>j = threadidx%y  $=$  threadidx%y
- $=$  threadidx%x

$$
coeffs(1,i,j,k,q,ie) = ...
$$
  

$$
coeffs(2,i,j,k,q,ie) = ...
$$

$$
coeffs(3, i, j, k, q, ie) = ...
$$





#### GPU Code

- ie = blockidx%y
- q = blockidx%x
- $k = threadidx\$ z
- $j = threadidx%y$
- $=$  threadidx%x

$$
coeffs(1,i,j,k,q,ie) = ...
$$
  
coeffs(2, i, k, q, ie) = ...

 $COETS(Z,1,],K,Q,1e)$  $coeffs(3,i,j,k,q,ie) = ...$ 



60 OLCF 20

OAK RIDGE LEADERSHIP COMPUTING





#### CPU Code

```
do ie=1,nelemd 
do q=1,qsize 
 do k=1,nlev 
 do j=1, np
  do i=1, np
   coeffs(1,i,j,k,q,ie) = ...coeffs(2,i,j,k,q,ie) = ...coeffs(3,i,j,k,q,ie) = ...
```


#### CPU Code

```
do ie=1,nelemd 
do q=1,qsize 
 do k=1,nlev 
 do j=1, np
  do i=1, np
   coeffs(1, i, j, k, q, ie) = ...coeffs(2,i,j,k,q,ie) = ...coeffs(3,i,j,k,q,ie) = ...
```
